“VHDL entero a std_logic_vector” Código de respuesta

VHDL entero a std_logic_vector

use ieee.numeric_std.all;
...
my_slv <= std_logic_vector(to_unsigned(my_int, my_slv'length));